

# FSC-BT1026x

# **Bluetooth 5.1 Dual Mode Module Datasheet**

Version 1.7



# Copyright © 2013-2023 Feasycom Technology. All Rights Reserved.

Feasycom Technology reserves the right to make corrections, modifications, and other changes to its products, documentation and services at anytime. Customers should obtain the newest relevant information before placing orders. To minimize customer product risks, customers should provide adequate design and operating safeguards. Without written permission from Feasycom Technology, reproduction, transfer, distribution or storage of part or all of the contents in this document in any form is prohibited.

# **Revision History**

Version	Data	Notes	
1.0	2020/09/15	Initial Version	Fish
1.1	2021/02/03	Update picture	Marsh
1.2	2021/03/25	Updated Version	Marsh
1.3	2021/05/18	Update the schematic	Marsh
1.4	2021/07/28	Add FSC-BT1026E(QCC5125)	Marsh
1.5	2021/08/17	Update the schematic	Marsh
1.6	2022/05/05	Add SPDIF and pack	Marsh
1.61	2022/12/07	Update Description	Marsh
1.7	2023/01/15	Add FSC-BT1026F(QCC5124)	Marsh
		Steom Co.	



#### Shenzhen Feasycom Co.,LTD

Email: sales@feasycom.com

Address: Rm 508, Building A, Fenghuang Zhigu, No.50, Tiezai Road, Xixiang ,Baoan District,Shenzhen,518100,China. Tel: 86-755-27924639,86-755-23062695



# Contents

1. INTRODUCTION	5
1.1 Selection of version	6
2. GENERAL SPECIFICATION	
3. HARDWARE SPECIFICATION	
3.1 BLOCK DIAGRAM AND PIN DIAGRAM	
3.2 PIN DEFINITION DESCRIPTIONS	
4. PHYSICAL INTERFACE	
4.1 Power Management	
4.1.1 Power Supply	
4.1.2 Battery Charger	
4.1.2.1 General charger operation	
4.1.2.2 Battery protection	
4.1.2.3 Charger modes	
4.1.2.4 Charger with external transistor	
4.1.2.5 Selection of sense resistor value	
4.1.2.6 Selection of PNP transistor	
4.2 PIO	
<ul> <li>4.2 PIO</li> <li>4.3 PIO PAD ALLOCATION</li> <li>4.4 Standard PIO</li> </ul>	
7.1	
4.5 RESET 4.6 SYS_CTRL PIN	
4.6         SYS_CTRL pin           4.7         RF INTERFACE	
4.7 RF INTERFACE	
4.8 Serial Interfaces	
4.8.1 UART Interface	
-	
4.8.3 USB Interface	
4.9 LED DRIVERS	
4.10 A000 SUBSYSTEM	
4.10.1 Audio Engine	
4.10.2 Line/Headphone outputs	
4.10.4 Standard I <sup>2</sup> S/PCM interface	
4.11 Programming and Debug Interface	
5. ELECTRICAL CHARACTERISTICS	
5.1 Absolute Maximum Ratings	
5.2 RECOMMENDED OPERATING CONDITIONS	
5.3 INPUT/OUTPUT TERMINAL CHARACTERISTICS	
5.3.1 Digital	
5.3.2 Battery Charger	



5.3.3 USB	
5.3.4 LED Driver Pads	
5.4 Stereo Codec	
5.4.1 Analogue to Digital Converter	
5.4.1 Digital to Analogue Converter	
5.5 AUXILIARY ADC	
5.6 MICROPHONE BIAS GENERATOR	
6. MSL &ESD PROTECTION	
6.1 USB Electrostatic Discharge Immunity	32
7. RECOMMENDED TEMPERATURE REFLOW PROFILE	
8. PCB LAYOUT	34
8.1 Mechanical Details	
9. HARDWARE INTEGRATION SUGGESTIONS	35
9.1 Soldering Recommendations	
9.2 LAYOUT GUIDELINES (INTERNAL ANTENNA)	
9.3 LAYOUT GUIDELINES(EXTERNAL ANTENNA)	
9.3.1 Antenna Connection and Grounding Plane Design	
10. PRODUCT PACKAGING INFORMATION	
10.1 DEFAULTPACKING	
10.2 PACKING BOX(OPTIONAL)	
10.2 PACKING BOX(OPTIONAL)	



# 1. INTRODUCTION

#### **Overview**

FSC-BT1026x it is a Bluetooth dual-mode module series. It supports a Bluetooth Low Energy and compliant system for audio and data communication.

FSC-BT1026x integrates an ultra-low-power DSP and application processor with embedded flash memory, a high-performance stereo codec, a power management subsystem, I<sup>2</sup>S, LED drivers and ADC I/O in a SOC IC.

Both cores use external flash to execute code, making it easy for user to differentiate products from new features without delaying the development

By default, FSC-BT1026x module is equipped with powerful and easy-to-use Feasycom firmware. It's easy to use and completely encapsulated. Feasycom firmware enables users to access Bluetooth functionality with simple ASCII commands delivered to the module over serial interface - it's just like a Bluetooth modem.

Therefore, FSC-BT1026x provides an ideal solution for developers who want to integrate Bluetooth wireless technology into their design.

#### Features3

- Qualified to Bluetooth<sup>®</sup> v5.1 specification
- ➤ 120 MHz Qualcomm<sup>®</sup> Kalimba<sup>™</sup> audio DSP
- 32 MHz Developer Processor for applications
- Firmware Processor for system
- Advanced audio algorithms
- High-performance 24-bit stereo audio interface
- > Digital and analog microphone interfaces
- I<sup>2</sup>S/PCM,SPDIF(only FSC-BT1026ABEF) interfaces
   input/output
- aptX, aptX HD,aptX Adaptive(FSC-BT1026E/F)
- aptX, aptX HD, aptX Low Latency (FSC-BT1026B, FSC-1026D)

- SBC and AAC audio codecs support
- Serial interfaces: UART, Bit Serializer (I<sup>2</sup>C/SPI),USB
   2.0
- Integrated PMU: Dual SMPS for system/digital circuits, Integrated Li-ion battery charger

#### Application subsystem

- Dual core application subsystem 32 MHz operation
- 32-bit Firmware Processor:
  - Reserved for system use
  - Runs Bluetooth upper stack, profiles, house-keeping code
- 32-bit Developer Processor:
  - Runs developer applications
- Both cores execute code from external flash memory using QSPI clocked at 32MHz
- > On-chip caches per core allow for optimized
  - performance and power consumption

#### Bluetooth subsystem

- Qualified to Bluetooth v5.1 specification including
  - 2 Mbps Bluetooth low energy(Production parts)
- Single ended antenna connection with on-chip balun and Tx/Rx switch
- Bluetooth, Bluetooth low energy, and mixed topologies supported
- Class 1 support

#### Application

- Bluetooth speakers
- Bluetooth music box
- Wired/wireless stereo headsets/headphones
- USB audio



# **1.1** Selection of version

Order Number	Descriptions	Module picture as below showing
FSC-BT1026A	Chip: QCC3021 Bluetooth: V5.1 120 MHz audio DSP 32 MHz Developer Processor for applications	
FSC-BT1026B	Chip: QCC3031 Bluetooth: V5.1 Support: aptX.HD,LL 120 MHz audio DSP 32 MHz Developer Processor for applications	
FSC-BT1026C	Chip: QCC3024 Bluetooth: V5.1 120 MHz audio DSP 32 MHz Developer Processor for applications	
FSC-BT1026D	Chip: QCC3034 Bluetooth: V5.1 Support: aptX,HD,LL 120 MHz audio DSP 32 MHz Developer Processor for applications	FEASYCOM Model: FSC-BT1026 Wir Yassycom com
FSC-BT1026E	Chip: QCC5125 Bluetooth: V5.1 Support: aptX 120 MHz audio DSP 32 MHz Developer Processor for applications	
FSC-1026F	Chip: QCC5124 Bluetooth: V5.1 Support: aptX Dual 120 MHz audio DSPs 32/80 MHz Developer Processor for applications	



# 2. General Specification

#### Table 1: General Specifications

Table 1: General Specificate Categories	Features	Implementation	
		QCC3021 (FSC-BT1026A)	
		QCC3031 (FSC-BT1026B)	
		QCC3024 (FSC-BT1026C)	
	Chip	QCC3034 (FSC-BT1026D)	
		QCC5125 (FSC-BT1026E)	
		QCC5124 (FSC-BT1026F)	
Wireless	Bluetooth Version	V5.1 Dual-mode	
Specification	Frequency	2.402 - 2.480 GHz	
	Transmit Power	+9 dBm (Maximum)	
	Receive Sensitivity	-96.0 dBm (typ.) $\pi/4$ DQPSK receiver sensitivity	
		-89.0 dBm (typ.) 8DPSK receiver sensitivity	
Ų	6	-100 dBm (typ.) BLE 1 Ms/s receiver sensitivity	
•	Q	Real-time digitised RSSI available to application	
	Raw Data Rates (Air)	3 Mbps (Classic BT - BR/EDR)	
	20	TX, RX, CTS, RTS	
	8	General Purpose I/O	
	UART Interface	Default 115200,N,8,1	
	Ĩ,	Baudrate support from 1200 to 4000000	
	<sup>o</sup>		
	`	20 (maximum – configurable) lines	
	GPIO	O/P drive strength (2, 4, 8, or 12 mA)	
		Pull-up resistor (33 KΩ) control	
	I <sup>2</sup> C Interface	1 I <sup>2</sup> C Master interface with speed up to 400 kbps	
	SPI Interface	SPI debug and programming interface with read access disable locking	
		Analog input voltage range: 0~ 1.854V	
Host Interface and	ADC Interface	10-bit ADC	
Peripherals		1 channels (configured from GPIO total)	
renpherais	USB Interface	1 full-speed (12Mbps)	
		aptX, aptX HD, aptX Low Latency, SBC and AAC audio codecs	
		Configurable Signal Detection to trigger events	
		1 bank of up to 10-stage Speaker Parametric EQ	
		6 banks of up to 5-stage User Parametric EQ for music enhancement	
		Compander to compress or expand the dynamic range of the audio	
	Audio CODEC	Post Mastering to improve DAC fidelity	
		I <sup>2</sup> S/PCM outputs with crossover	
		USB audio	
		Stereo audio ADC with line input, stereo audio DAC	
		Supported sample rates of 8, 16, 32, 44.1, 48 and 96 kHz, 192kHz(Input)	
		MIC SNR: 92 dB	




		MIC THD+N: 0.004%		
		Audio Output SNR: 98.3dBA typ		
		Audio Output THD+N: -87.5dB typ		
		Audio Output Power: 1000mV (max) (0dBFS 10K load)		
		Stereo separation (crosstalk): -80dB(Min)		
		SPP (Serial Port Profile) - Up to 600 Kbps		
Dusfiles	BR/EDR	A2DP/AVRCP/HFP/HSP/HOGP/PBAP/SPP Profiles support		
Profiles	Bluetooth Low Energy	GATT Client & Peripheral		
	Bidetooth Low Energy	Simultaneous BR/EDR and BLE support		
Maximum	BR/EDR	up to 7 active slaves		
Connections	Bluetooth Low Energy	1 connection as peripheral, up to 5 connections as central		
		UART		
EN/ ungrado		USB		
FW upgrade		ΟΤΑ		
		SPI		
Supply Voltage	Supply	VDD_IO: 1.7 ~ 3.3V; VBAT_IN: 2.8V~ 4.3V		
	0	Play: 10mA(typ)		
Power Consumption	12	Pairing: 5mA(typ)		
(BAT_IN=3.3V)	1	OFF: 1uA(typ)		
Physical	Dimensions	13mm(W) X 26.9mm(L) X 2.2mm(H); Pad Pitch 1mm		
[nuironmontol	Operating	-40°C to +85°C		
Environmental	Storage	-40°C to +85°C		
Miscellaneous	Lead Free	Lead-free and RoHS compliant		
wiscellaneous	Warranty	One Year		
Humidity		10% ~ 90% non-condensing		
MSL grade:		MSL 3		
		Human Body Model: Class 2 2kV (all pins)		
ESD grade:		Charged Device Model: Class III 500 V (all pins)		
		* . /		



# 3. HARDWARE SPECIFICATION

# 3.1 Block Diagram and PIN Diagram





# -vvl

	<b>—1</b> —	GND	GND	<b>—</b> 52 <b>—</b>
	<u>     2     </u>	NC/AIO4/LED4	EXT_ANT	<b>—</b> 51 <b>—</b>
	<del>3</del>	AIO5/LED5	GND	<b>—</b> 50 <b>—</b>
	<u>     4     </u>	PCM_CLK/PIO16	SPK_LP	<b>—</b> 49 <b>—</b>
	<b>—</b> 5 <b>—</b>	PCM_IN/PIO19	SPK_LN	<b>—</b> 48 <b>—</b>
	<b>—</b> 6 <b>—</b>	PCM_OUT/PIO18	SPK_RP	<b>—</b> 47 <b>—</b>
	<del>—</del> 7—	PCM_SYNC/PIO17	SPK_RN	<b>—</b> 46 <b>—</b>
	<u>     8     </u>	RESET	MIC_BIAS	<b>—</b> 45 <b>—</b>
	<b>—</b> 9 <b>—</b>	PCM_MCLK_OUT/PIO15	MIC_LN	<b>—</b> 44 <b>—</b>
	-10-	PIO6	MIC_LP	<b>—</b> 43 <b>—</b>
	-11-	PIO7	NC	<b>—</b> 42 <b>—</b>
	<b>—</b> 12 <b>—</b>	PIO8	MIC_RN	<b>—</b> 41 <b>—</b>
5	<b>—</b> 13 <b>—</b>	BT_TX/PIO5	MIC_RP	<b>—</b> 40 <b>—</b>
0		BT_RX/PIO4	VCC_CHG	<b>—</b> 39 <b>—</b>
		BT_CTS/PIO22/SPDIF_OUT	USB_DN	<b>—</b> 38 <b>—</b>
	-16-	BT_RTS/PIO23/SPDIF_IN	USB_DP	<b>—</b> 37 <b>—</b>
	<b>—</b> 17 <b>—</b>	LED0/AIO0	VDD_IO	<b>—</b> 36 <b>—</b>
	<b>—</b> 18 <b>—</b>	LED1/AI01	1.8V_OUT	<b>—</b> 35 <b>—</b>
		TED1/VI01 TED5/VI05 PI05/20 PI05/20 PI05/20 FPI0553 PI05/20 FPI0553 PI05553 PI05555 PI055555 PI05555 PI0555555 PI055555 PI055555 PI0555555 PI0555555 PI0555555 PI0555555 PI0555555 PI0555555 PI0555555 PI0555555 PI05555555 PI05555555 PI0555555 PI05555555 PI05555555 PI055555555 PI055555555 PI05555555555	SYS_CTRL	<b>—</b> 34 <b>—</b>
		PIO3/60	VBAT_IN	
	<b>—</b> 21 <b>—</b>	NO2/61 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	GND	—32—
		GND GND NC/PIO53 NC/PIO54 NC PIO20 PIO20 PIO20 PIO21 VCHG_SE CHG_EXT VDD_USB		
		GND GND NC/PIO52 NC/PIO53 NC PIO20 PIO20 PIO20 PIO20 CHG_SEI VCHG_SEI VCHG_SEI VCHG_SEI		
		22 23 24 25 26 27 28 29 30 31		
		1111114,51		

Figure 2: FSC-BT1026x PIN Diagram(Top View)

 $\langle \rangle_{0}$ 



# 3.2 PIN Definition Descriptions

#### Table 2: Pin definition

Pin	2:Pin definition Pin Name	Туре	Pin Descriptions	Notes
1	GND	Vss	Power Ground	
2	NC/AIO4/LED4	A,I/O	NC FSC-BT1026AB	
-		, ,,,, 0	General-purpose analog/digital input or open drain	
			LED outputFSC-BT1026CDEF	
3	AIO5/LED5	A,I/O	General-purpose analog/digital input or open drain	Note 8
5		Α,η Ο	LED output.	Note 0
4	PCM_CLK/PIO16	I/O	Programmable I/O line 16.	Note 6
7		1/0	Alternative function: PCM_CLK	Note 0
5	PCM_IN/PIO19	1/0	Programmable I/O line 19.	Note 6
J	rem_myriois	1/0	Alternative function: PCM_DIN[0]	Note 0
6	PCM_OUT/PIO18	1/0	Programmable I/O line 18.	Note 6
0	FCM_001/F1018	1/0	Alternative function: PCM_DOUT[0]	Note 0
7	PCM_SYNC/PIO17	1/0	Programmable I/O line 17.	Note 6
/		1/0	Alternative function: PCM_SYNC	NOLE U
8	RESET	I/O	Automatically defaults to RESET# mode when the device is	
0	REJET	1/0	unpowered, or in off modes.	
	0	5	Reconfigurable as a PIO after boot.	
9		I/O	Programmable I/O line 15.	
9	PCM_MCLK_OUT/PIO15	1/0	Alternative function: MCLK_OUT	
10	PIO6	1/0	Programmable I/O line 6.	
10	100	1/0	Alternative function: TBR_MOSI[0]	
11	PIO7	1/0		
11	PI07	I/O	Programmable I/O line 7. Alternative function: TBR_MISO[0]	
10	NOR	1/0	Programmable I/O line 8.	
12	PIO8	I/O		
12		1/0	Alternative function: JBR_CLK	Neto C
13	BT_TX/PIO5	I/O	BT_TX /Programmable I/O line 5. Alternative function: TBR MISO[1]	Note 6
1.4		1/0	BT_RX/Programmable I/O line 4.	Noto 6
14	BT_RX/PIO4	I/O	Alternative function: TBR_MOSI[1]	Note 6
15		1/0		Note 6
15	BT_CTS/PIO22 PIO3	1/0 1/0	BT_CTS/Programmable I/O line 22FSC-BT1026AB	Note 6
	105		BT_CTS/Programmable I/O line 3FSC-BT1026CDEF Alternative function:SPDIF Output FSC-BT1026ABEF	
10		0	•	Nete C
16	BT_RTS/PIO23	I/O	BT_RTS/Programmable I/O line 23FSC-BT1026AB	Note 6
	PIO2	I/O	BT_RTS/Programmable I/O line 2 FSC-BT1026CDEF	
17			Alternative function:SPDIF Input FSC-BT1026ABEF	Noto
17	AIO0/LED0	A,I/O	General-purpose analog/digital input or open drain	Note
4.0		A 1/0	LED output.	6,8
18	AIO1/LED1	A,I/O	General-purpose analog/digital input or open drain	Note
10	402/1502	A 1/0	LED output.	6,8
19	AIO2/LED2	A,I/O	General-purpose analog/digital input or open drain	Note



			LED output.	6,8
20	PIO3	I/O	Programmable I/O line 3 FSC-BT1026AB	
	PIO60	-	Programmable I/O line 60 FSC-BT1026CDEF	
21	PIO2	I/O	Programmable I/O line 2 FSC-BT1026AB	
	PIO61		Programmable I/O line 61 FSC-BT1026CDEF	
22	GND	Vss	Power Ground	
23	NC/PIO52	I/O	NCFSC-BT1026AB	
			Programmable I/O line 52 FSC-BT1026CDEF	
24	NC/PIO53	I/O	NC FSC-BT1026AB	
			Programmable I/O line 53FSC-BT1026CDEF	
25	NC/PIO54	I/O	NCFSC-BT1026AB	
			Programmable I/O line 54FSC-BT1026CDEF	
26	NC			
27	PIO20	1/0	Programmable I/O line 20.	Note !
			Alternative function: PCM_DOUT[1]	
28	PIO21	I/O	Programmable I/O line 21.	Note
	70		Alternative function: PCM_DOUT[2]	
29	PIO21 VCHG_SENSE	I	Charger input sense pin after external mode sense-resistor.	
			High impedance.	
		0,	NOTE: If using internal charger or no charger, connect	
			VCHG_SENSE direct to VCC_CHG.	
30	CHG_EXT	0	External charger transistor current control. Connect	
		Ć	to base of external charger transistor as per application	
			schematic.	
31	VDD_USB/3.3V_OUT	0	3.3V voltage output (Max. 50mA OUT)	Note
32	GND	Vss	Power Ground	
33	VBAT_IN	Vdd	Battery voltage input.	
34	SYS_CTRL	I	Typically connected to an ON/OFF push button.	Note 3
			Boots device in response to a button press when power is still	
			present from battery and/or charger but software has placed	
			the device in the OFF or DORMANT state. Additionally useable	
			as a digital input in normal operation. No pull.	
35	1.8V_OUT	Vdd	1.8V voltage output	Note 2
36	VDD_IO	I	PIO supply(1.8 V~3.3V)	Note 2
37	USB_DP	I/O	USB Full Speed device D+ I/O. IEC-61000-4-2	Note 4
			(device level) ESD Protection	
38	USB_DN	I/O	USB Full Speed device D- I/O. IEC-61000-4-2	Note
			(device level) ESD Protection	
39	VCC_CHG	Vdd	Charger input to Bypass regulator.	Note 4
40	MIC_RP	А	Microphone differential 2 input, positive.	
			Alternative function:	
			Differential audio line input right, positive	
41	MIC_RN	А	Microphone differential 2 input, negative.	
			· -	



			Differential audio line input right, negative	
42	NC			
43	MIC_LP	А	Microphone differential 1 input, positive.	
			Alternative function:	
			Differential audio line input left, positive	
44	MIC_LN	А	Microphone differential 1 input, negative.	
			Alternative function:	
			Differential audio line input left, negative	
45	MIC_BIAS	Vdd	Mic bias output.	
46	AUDIO_HPR_N/ SPK_RN	А	Headphone/speaker differential right output, negative.	
			Alternative function: Differential right line output, negative	
47	AUDIO_HPR_P/ SPK_RP	А	Headphone/speaker differential right output, positive.	
			Alternative function: Differential right line output, positive	
48	AUDIO_HPL_N/ SPK_LN	Α	Headphone/speaker differential left output, negative.	
			Alternative function: Differential left line output, negative	
49	AUDIO_HPL_P/ SPK_LP	А	Headphone/speaker differential left output, positive.	
			Alternative function: Differential left line output, positive	
50	GND	Vss	Power Ground	
51	RF_OUT	RF		Note 9
52	GND	Vss	Power Ground	
Modu	ule Pin Notes:	5		
Note			ver supply provides maximum 30mA current, and the specific use me lagram	thod
Note	2 Provide voltage referenc	e to I/O	), such as: PIO, UART, SPI, I <sup>2</sup> S, PCM,etc	
Note	Regulator enable and mu which can then be latche	Iltifunct ed on in	o be sensed as an input. tion button. A high input (tolerant to VBAT) enables the on-chip regula iternally and the button used as a multifunction input. ns after VBAT_IN and VDD_IO is up, then set this pin for more than 1	-
	•		ed circuit to achieve this) to start the system.	.00
Nata			battery charging function, the pin should connect 5V voltage	
Note		linium	battery charging function, the pin should connect 5V voltage	
Note	2, I <sup>2</sup> C Serial Clock and Da	ita.		
			pull-up resistors on both SCL and SDA lines are not provided in the mo	odule
	and MUST be provided e	xternal	to the module.	
Note	6 For customized module,	this pin	a can be work as I/O Interface.	
Note	7 1, When the Pin33(BAT_	IN) with	n a 3V3~4V2	
	2, when the Pin39 (VCC_	CHG) w	aximum current: 50mA) /ith a 5V input pin, naximum current: 50mA)	
Note	· · · · · · · · · · · · · · · · · · ·			
Note		-	eet. This PIN can connect to an external antenna to improve the Bluet	tooth
1.010	,	F 77 '		



# 4. PHYSICAL INTERFACE

#### 4.1 Power Management

#### 4.1.1 Power Supply

The transient response of the regulator is important. If the power rails of the module are supplied from an external voltage source, the transient response of any regulator used should be 20µs or less. It is essential that the power rail recovers quickly.


#### 4.1.2 Battery Charger


- > The default mode for the FSC-BT1026x battery charger is OFF.
- > The internal charger circuit can provide up to 200mA of charge current.
- External configuration: Supporting charge rates of 200 mA to 1800 mA with the addition of one PNP pass device and external resistor.

The battery charger operating mode is determined by the battery voltage and current, see the table below and the picture below.

# 4.1.2.1 General charger operation

The charger system has five main operating states. The current charger status can be read by application software. Figure 3 shows the five states in the charge cycle.







# Trickle Charge

This mode is entered when VBAT is sensed in the range 0 to Vpre. This is encountered only with a deeply discharged battery (below Vpre threshold, point (A)), or when the cell's battery protection circuit has opened, temporarily disconnecting the cell. It is used to pass a small charging current to safely charge a cell, and also cause a cell battery protection circuit to reset.

The hysteresis on Trickle charge into Pre-Charge is typically 100 mV.

# Pre Charge

This mode is entered when VBAT is sensed in the range Vpre to Vfast. In this range, it is not recommended to charge the cell at maximum rate, but a faster charge rate than that of Trickle charge is allowable. Typically this is  $\sim$ 10 % to 20 % of the Fast charge rate. The Vfast threshold, point (B) is programmable.

The hysteresis on the Vfast transition from Pre-Charge to Fast charge is typically 200 mV

# Fast Charge Mode

Fast charge has two parts:

- **Constant current**: Entered when VBAT is sensed in the range Vfast to Vfloat point (C). This is the maximum charge rate, and should be set according to the battery manufacturers Data Sheet.
- Constant voltage: When Vfloat is reached the cell voltage is maintained at Vfloat, and the current slowly reduces until the termination point (E) is reached where charging ceases, and the charger transitions to Standby mode.

Vfloat can be configured from 3.65 V to 4.40 V in 50 mV increments. This allows use of cells with different Vfloat values, or cell life extension by reducing Vfloat. Vfloat can also be altered depending on temperature change, for cell life protection.

The current termination point (E) can be adversely influenced by dynamic changes in VBAT load current, or to a

lesser extent changes in VCHG voltage.

#### Standby Mode

Once the charge current has fallen and the charger is terminated, the system enters Standby mode. In Standby mode, the charger does not charge. It continues to monitor the battery voltage. If the voltage falls back below Vfloat by more than a configurable threshold Vhyst, point (D), then the charger re-enters Fast charge mode. Vhyst is expressed as a percentage of Vfloat.

#### 4.1.2.2 Battery protection

Deeply discharging a Li-ion battery for a long time can cause irreversible damage, leading to excessive heating on a subsequent charger cycle.

To prevent this, customer application software should turn off the device at ~3.0 V. Typically cells have ~5 % usable capacity left at this point.



QTIL strongly recommends that all applications include a battery protection IC, normally built into the battery pack itself, as a secondary level of protection. This protection typically disconnects the battery cell if the voltage drops too low, or goes too high, and protects against overcurrent in the connections between FSC-BT1026x and the cell itself.

# 4.1.2.3 Charger modes

The FSC-BT1026x charger is designed to work in one of two modes:

- Headset mode: Delivers a known current into the battery with the system (IC + all external components) running directly from VCHG.
- Speaker mode: Limits the current taken from the VCHG port to a known value. In this mode, the system can take peak currents from the battery during charging, and as long as the average current into the battery is higher than the average current taken from the battery the system charges.

# 4.1.2.4 Charger with external transistor

Charger with external transistor uses a single external PNP pass transistor for fast charge. FSC-BT1026x senses the charging current by measuring the voltage drop across an external sense resistor (between the VCHG and VCHG\_SENSE pins) and controls the base current of the PNP transistor.

At the higher currents available when charging with an external pass transistor, the routing of VBAT\_SENSE and VCHG\_SENSE becomes more critical. The VCHG\_SENSE pin should be routed directly to the external sense resistor, to allow accurate sense voltage measurement. The VBAT\_SENSE pin should be routed separately back to the battery itself, to ensure that the cell voltage is sensed correctly and not influenced by volt drops in PCB tracks.

The charge current can be configured using the ADK configuration tool. The ADK configuration tool allows configuration of different charge rates dependent on temperature and type of USB charger detected. The ADK configuration tool uses the supplied Rsense tolerance and assumes the worst case actual Rsense to configure the charger, this ensures that the charge current never exceeds the appropriate value.

# 4.1.2.5 Selection of sense resistor value

At maximum charge current setting, the sense resistor  $R_{sense}$  should be chosen to give 100 mV voltage between the VCHG and VCHG\_SENSE pins. For example, a 100 m $\Omega$   $R_{sense}$  resistor gives a max charge current of 1 A, while a 68 m $\Omega$   $R_{sense}$  resistor gives a max charge current of 1.5 A.

Ensure that the sense resistor is suitably rated to dissipate heat generated within it. QTIL recommends 1% or lower tolerance Rsense resistors to ensure accurate charge current measurement.



# 4.1.2.6 Selection of PNP transistor

The PNP transistor should have an Hfe lower than 700. Do not use high gain or Darlington type transistors. Ensure that the transistor and heatsinking are suitably rated to dissipate generated heat at maximum charge current. Select an Hfe to keep the base current in normal operating modes in the range 0 mA to 40 mA. In low VCHG conditions, the base current may exceed this and FSC-BT1026x controls the base current to a safe limit.

#### NOTE

The base current of the PNP transistor is drawn from VCHG. Account for this if VCHG current has to be limited to a set maximum.

# 4.2 PIO

FSC-BT1026x has the following digital I/O pads:

- > 14 PIO pads
- 5 x pads intended for LED operation: LED[5:4, 2:0]
- 1 x Output on standard pad: XTAL\_CLKOUT
- > 1 x Power-on signaling: SYS\_CTRL, usable as an input after boot.

# 4.3 PIO pad allocation

The following FSC-BT1026x functions have specific pad allocations:

- LED pads
- Transaction bridge
- Audio I<sup>2</sup>S/PCM

#### NOTE

Digital microphones, UART, Bit Serializer (I<sup>2</sup>C/SPI), SPDIF and LED PWM controllers can use any PIO.

# 4.4 Standard PIO

The standard digital I/O pins (PIO) on FSC-BT1026x are split into separate pad domains. Each VDD\_IO domain can be separately powered, from 1.7 V to 3.6 V. When PIOs in a supply domain are used for a high-speed interface, decoupling the respective VDD\_IO pin with a 100 nF decoupling capacitor may be beneficial. The VDD\_IO of a particular pin should be powered before voltages are applied to any PIO powered by that domain, otherwise back powering can occur through the electrostatic discharge (ESD) protection in the pad. PIO can be programmed to have a pull-up or pull down with two strengths (weak and strong). PIO can also be programmed with a sticky function where they are strongly pulled to their current input state. PIO have a reset pull

state, after reset the pulls can be re-configured by software.

PIO also have a programmable drive strength capability of 2, 4, 8, or 12 mA.

All PIO are readable by all subsystems, but for write access are assigned by software to particular subsystem control. PIO inputs are via Schmitt triggers.



# 4.5 Reset

FSC-BT1026x is digital reset pin (RESET#) is an active low reset signal.

The pin is active low and on-chip glitch filtering avoids the need to filter out any spurious noise that may cause unintended resets. The RESET# pin has a fixed strong pull-up to VDD\_IO, and therefore can be left unconnected. The input is asynchronous, and is pulse extended within FSC-BT1026x to ensure a full reset

FSC-BT1026x contains internal Reset Protection functionality to automatically keep the power rails enabled and enable the system to restart after unintended reset (such as a severe ESD event). Assertion of RESET# beyond the Reset Protection timeout (typically greater than ~1.8 s) causes the device to power down if VCHG is not present and SYS\_CTRL is low. FSC-BT1026x then requires a SYS\_CTRL assertion or VCHG attach to restart. **NOTE** 

- FSC-BT1026x is always powered if VCHG is present. It does not power down if RESET# is asserted while VCHG remains present.
- QTIL recommends that FSC-BT1026x is powered down via software-controlled methods rather than external assertion of RESET#.
- Holding RESET# low continuously is not the lowest FSC-BT1026x power state, because pull downs are enabled on VCHG and VDD\_USB in this state.
- RESET# is guaranteed to work if held low for 120 μs

# 4.6 SYS\_CTRL pin

- SYS\_CTRL is an input pin that acts as a power on signal for the internal regulators.
- From the OFF state, SYS\_CTRL must be asserted for >20 ms to start power up.
- SYS\_CTRL is VBAT tolerant (4.8 V max), and typically connected via a button to VBAT. SYS\_CTRL has no internal pull resistor, and requires an external pull-down if left undriven.
- SYS\_CTRL can be logically disconnected from the power on signal for internal regulators by software. Therefore, forexample, once booted, software takes control of the internal regulators and the state of SYS\_CTRL is ignored by the regulators

# 4.7 **RF Interface**

For this module, the antenna must be connected to work properly.

The user can connect a 50ohm antenna directly to the RF port.

- > 2402–2480 MHz Bluetooth 5.1 Dual Mode (BT and BLE); 1 Mbps to 3 Mbps over the air data rate.
- TX output power of +9dBm (MAX).
- > Receiver to achieve best sensitivity -100dBm for BLE and -97dBm for Classic Bluetooth.



# 4.8 Serial Interfaces

#### 4.8.1 UART Interface

FSC-BT1026x provides one channels of Universal Asynchronous Receiver/Transmitters(UART)(Full-duplex asynchronous communications). The UART Controller performs a serial-to-parallel conversion on data received from the peripheral and a parallel-to-serial conversion on data transmitted from the CPU. Each UART Controller channel supports ten types of interrupts.

This is a standard UART interface for communicating with other serial devices. The UART interface provides a simple mechanism for communicating with other serial devices using the RS232 protocol.

When the module is connected to another digital device, UART\_RX and UART\_TX transfer data between the two devices. The remaining two signals, UART\_CTS and UART\_RTS, can be used to implement RS232 hardware flow control where both are active low indicators.

This module output is at 3.3V CMOS logic levels (tracks VCC). Level conversion must be added to interface with an RS-232 level compliant interface.

Some serial implementations link CTS and RTS to remove the need for handshaking. We do not recommend linking CTS and RTS except for testing and prototyping. If these pins are linked and the host sends data when the FSC-BT1026x deasserts its RTS signal, there is significant risk that internal receive buffers will overflow, which could lead to an internal processor crash. This drops the connection and may require a power cycle to reset the module. We recommend that you adhere to the correct CTS/RTS handshaking protocol for proper operation.

	635	
able 3: Possible UART Settings	-On	
Parameter		Possible Values
	Minimum	2400 baud (≤2%Error)
Baudrate	Standard	19200bps(≤1%Error)
	Maximum	4Mbaud(≤1%Error)
Flow control	<	RTS/CTS (Don't have to use)
Parity		None, Odd or Even
Number of stop bits		* 1/2
Bits per channel		8

When connecting the module to a host, please make sure to follow . Update Description







Figure 4: UART Connection

The UART interface resets FSC-BT1026x on reception of a break signal. A break is identified by a continuous logic low (0V) on the UART\_RX terminal, as below picture shows. If  $t_{BRK}$  is longer than the value defined by the PSKEY\_HOSTIO\_UART\_RESET\_TIMEOUT, a reset occurs. This feature enables a host to initialise the system to a known state. Also, FSC-BT1026x can issue a break character for waking the host.



The UART interface is tristate while FSC-BT1026x is being held in reset. This enables the user to connect other devices onto the physical UART bus. The restriction with this method is that any devices connected to this bus must tristate when FSC-BT1026x reset is de-asserted and the firmware begins to run.

# 4.8.2 I<sup>2</sup>C Interface

FSC-BT1026x includes a configurable I<sup>2</sup>C interface.

I<sup>2</sup>C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I<sup>2</sup>C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a byte-by-byte basis. Each data byte is 8-bit long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to the following figure for more details about I<sup>2</sup>C Bus Timing.




Figure 6: I2C Bus Timing



The device on-chip I<sup>2</sup>C logic provides the serial interface that meets the I<sup>2</sup>C bus standard mode specification. The I<sup>2</sup>C port handles byte transfers autonomously. The I<sup>2</sup>C H/W interfaces to the I<sup>2</sup>C bus via two pins: SDA and SCL. Pull up resistor is needed for I<sup>2</sup>C operation as these are open drain pins. When the I/O pins are used as I<sup>2</sup>C port, user must set the pins function to I<sup>2</sup>C in advance.

# 4.8.3 USB Interface

- FSC-BT1026x has a USB device interface: An upstream port, for connection to a host Phone/PC orbattery charging adaptor. For details software support for USB features, refer to ADK documentation.
- The device port is a USB2.0 Full Speed (12 Mb/s) port. Typically FSC-BT1026x enumerates as a compound device with a hub with the enabled audio source / sink / HID / mass storage device appearing behind this hub.
- The DP 1.5 k pull-up is integrated in FSC-BT1026x. No series resistors are required on the USB data lines.
- FSC-BT1026x contains integrated ESD protection on the data lines to IEC 61000-4-2 (device level). In normal applications, no external ESD protection is required.
- Extra ESD protection is not required on VCHG (VBUS) because FSC-BT1026x meets the USB certification requirements of a minimum of 1uF, and a maximum of 10 μF being present on VCHG (VBUS).
- The VCHG input of FSC-BT1026x is tolerant of a constant 6.5 V and transients up to 7.0 V. If extra overvoltage

protection is required, external clamping protection devices can be used.

> FSC-BT1026x supports charger detection to the USB BCv1.2 standard.

# 4.9 LED Drivers

- LED Driver: This mode is designed for driving LEDs. The pad operates as an open-drain pad, tolerable of voltages up to 7.0 V. Therefore the cathode of the LED should be connected to the FSC-BT1026x LED pad. Each pad is rated to sink up to 50 mA of current.
- FSC-BT1026x has six PWM-based LED controllers controlled by the Applications subsystem. Use them for driving either the LED pads (through virtual PIOs) or other available PIOs.
- An application may configure the LED flash rate and ramp time using a dedicated API.
- Once configured, the LED flash and ramp rate are fully hardware controlled within the LED/PWM module. It is possible to synchronize any number of the LED drivers together. Use the flash/ramp rate configuration to generate color change sequences on RGB LEDs.



# 4.10 Audio subsystem

Audio subsystem features include:

- Analog DAC: Stereo analog outputs configurable as differential Class-AB audio outputs or differential high efficiency Class-D(FSC-BT1026CDEF)
- Analog ADC: Stereo analog inputs configurable as single ended line inputs, or unbalanced, or balanced analog
- I<sup>2</sup> S/PCM interface
  - □ 1 x bidirectional 24-bit I<sup>2</sup>S interface Supports 8, 16, 32, 44.1, 48, 96, 192 kHz sample rates
- SPDIF interfaces(FSC-BT1026ABEF)
  - $\Box$  2, configurable as input or output
  - □ Supports 8, 16, 32, 44.1, 48, 96, 192 kHz sample rates
- Audio engine
  - □ 2 Codec output channels, supporting 8, 16, 32, 44.1, 48, 96, 192 kHz sample rates
  - □ 6 Codec input channels supporting 8, 16, 32, 44.1, 48, 96 kHz sample rates
- Digital mics
  - 🗌 6 mono/3 stereo
  - □ Supports 500 kHz, 1, 2, 4 MHz clock frequencies
- > 1 or 2-mic cVc headset noise reduction and echo cancellation technology
- SBC and AAC audio codecs support
- aptX, aptX HD, aptX Low Latency (FSC-BT1026B, FSC-BT1026D)





Figure 7: Audio subsystem




# 4.10.1 Audio engine

The Audio subsystem implements 6 input and 2 output codec channels to service the digital and analog audio interfaces.

# Audio Codec Block Diagram





NOTE: FSC-BT1026x does not support 16/32 ohm headphones



# 4.10.2 Line/Mic inputs

FSC-BT1026x has two high-quality audio input ADCs (HQADC), primarily intended for line input use, but also

suitable for other applications that support mixed differential and single ended use cases. The ADC is 24-bit, and capable of sample rates from 8 kHz to 96 kHz. The HQADC is configurable, with an internal switch arrangement, see Figure 9. VAG is a virtual ground reference. The software API allows for direct control of the nine switches, or a simpler control, supporting three standard modes:

- Stereo differential input
- Stereo single ended input, using the P inputs
- Stereo single ended input, using the N inputs

Inputs should be AC coupled, typically with a 2u2 capacitor. This capacitor value can be reduced at the expense of low frequency response attenuation.




Figure 9:FSC-BT1026x high-quality ADC input switch configuration

#### 4.10.3 Line/Headphone outputs

Two high-quality audio output DACs (HQDAC) drive stereo low impedance differential loads (BTL headphones) or Line out.



# 4.10.4 Standard I<sup>2</sup>S/PCM interface

 $\label{eq:FSC-BT1026x} \text{provides a standard } I^2 \text{S/PCM} \text{ interface capable of operating at up to a 192 kHz sample rate.}$ 

The  $I^2S/PCM$  port is highly configurable with alternate PCM modes, and has the following options:

- SYNC edge position selectable to align with start of channel data (PCM mode), or 1 clock before start of channel data (I<sup>2</sup>S mode)
- Master (generate CLK and SYNC) or Slave (receive CLK and SYNC) (PCM/I<sup>2</sup> S)
- SYNC polarity (PCM)
- Long or short SYNC (PCM)
- Left or right justification (PCM/l<sup>2</sup> S)
- Sign extension / zero pad (PCM)
- Optional tri-state at end of word (PCM)
- Optional invert of clock (PCM/ I<sup>2</sup> S)
- 13/16/24-bit per sample (PCM/ I<sup>2</sup> S)
- Up to four slots per frame (PCM)

#### Table 4: Alternative functions of the digital audio bus interface on the PCM interface

I <sup>2</sup> S Pin	PCM function	Description
I <sup>2</sup> S_SD_OUT/SDOUT/DACDAT	PCM_OUT	Data output
I <sup>2</sup> S_SD_IN/SDIN/ADCDAT	PCM_IN	Data intput
I <sup>2</sup> S_WS/FS/LRCLK	PCM_SYNC	Word sync
I <sup>2</sup> S_SCK/CLK/BCLK	PCM_CLK	Bit clock
I2S_D LSB MSB Sample 1 Sample 0 Right Channel Left Channel	LSB MSB	Sample 1 ht Channel

#### Figure 10:I<sup>2</sup>S general format

# Table 5: Digital audio interface slave timing Parameter

Parameter	Min	Туре	Max	Unit
$t_{\mbox{\scriptsize hsclksynch}}$ - Hold time from PCM_CLK low to PCM_SYNC high	5	-	-	ns
$t_{\mbox{susclksynch}}$ - Set-up time for PCM_SYNC high to PCM_CLK low		-	-	ns
$t_{\tt dsclkhpout}$ - Delay time from PCM_CLK high to PCM_OUT valid data		-	20	ns
$t_{\mbox{\tiny dpoutz}}$ - Delay time from PCM_CLK high to PCM_OUT data line	-	-	20	ns
high impedance				
$t_{\mbox{supinsclkl}}$ - Set-up time for PCM_IN valid to PCM_CLK low	15	-	-	ns
$t_{\mbox{\scriptsize hpinsolkl}}$ - Hold time for PCM_CLK low to PCM_IN invalid	5	-	-	ns








Figure 11:Digital audio interface slave timing

 Table 6:I<sup>2</sup>S/PCM master mode timing parameters, WS and SCK as outputs

Parameter		Туре	Max	Unit
$t_{dmclksynch}$ - Delay time from PCM_CLK high to PCM_SYNC high	-	-	20	ns
$t_{\mbox{dmclkpout}}$ - Delay time from PCM_CLK high to PCM_OUT valid data	-	-	20	ns
t <sub>dmcIkhsyncl</sub> - Delay time from PCM_CLK high to PCM_SYNC low	-	-	20	ns
$t_{\tt dmclkhpoutz}$ - Delay time from PCM_CLK high to PCM_OUT high impedance	-	-	20	ns
t <sub>supincIkI</sub> - Set-up time for PCM_IN valid to PCM_CLK low	-	-	20	ns
t <sub>hpincIkI</sub> - Hold time for PCM_CLK low to PCM_IN invalid	0	-	-	ns





# 4.11 Programming and Debug Interface

#### Important Note:

FSC-BT1026x provides a debug (Pin10~12) interface for programming, updata, configuring, and debugging the FSC-BT1026X.

Feasycom provides development and production tools to communicate over the SPI from a PC, although a level translator circuit is often required. All are available from Feasycom.



# 5. ELECTRICAL CHARACTERISTICS

# 5.1 Absolute Maximum Ratings

Absolute maximum ratings for supply voltage and voltages on digital and analogue pins of the module are listed below. Exceeding these values causes permanent damage.

The average PIO pin output current is defined as the average current value flowing through any one of the corresponding pins for a 100mS period. The total average PIO pin output current is defined as the average current value flowing through all of the corresponding pins for a 100mS period. The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

#### Table 7: Absolute Maximum Rating

Min	Max	Unit
-0.4	+5.75 / 6.50 <sup>(a)</sup>	V
-0.4	+4.8	V
-0.4	+4.8	V
-0.4	+4.8	V
-0.4	+3.8	V
-0.4	+3.6	V
VSS-0.4	VDD+0.4≤3.60 <sup>(b)</sup>	V
-40	+85	°C
	-0.4 -0.4 -0.4 -0.4 -0.4 -0.4 VSS-0.4	$-0.4$ $+5.75 / 6.50^{(a)}$ $-0.4$ $+4.8$ $-0.4$ $+4.8$ $-0.4$ $+4.8$ $-0.4$ $+3.8$ $-0.4$ $+3.6$ VSS-0.4VDD+ $0.4 \le 3.60^{(b)}$

(a) Standard maximum input voltage is 5.75V, a 6.50V maximum depends on firmware version and implementation of over-temperature protection software, for more information contact Feasycom.

(b) VDD is the VDD\_IO supply domain for this I/O. Voltage must not exceed 3.6 V on any I/O.

# 5.2 Recommended Operating Conditions

Table 8: Recommended Operating Conditions

1 5				
Parameter	Min	Туре	Max	Unit
5V (VCC_CHG)	4.75 / 3.10 (a)	5	5.75 / 6.50 (b)	V
BATTERY (LED 0,1,2)	1.10	3.70	4.30	V
BATTERY (VBAT_IN)	2.8	3.3	4.30	V
BATTERY (SYS_CTRL)	0	3.3	4.30	V
VDD_USB/3.3V_OUT	2.8	3.3	3.5	V
VDD_IO	1.7	1.8	3.3	V
T <sub>A</sub> - Operating Temperature	-40	20	+85	°C

(a) Minimum input voltage of 4.75V is required for full specification, regulator operates at reduced load current from 3.1V

(b) Standard maximum input voltage is 5.75V, a 6.50V maximum depends on firmware version and implementation of over-temperature protection software, for more information contact Feasycom.



#### **Input/output Terminal Characteristics** 5.3

#### Digital 5.3.1

Table 9: DC Characteristics ( $V_{DD}$  -  $V_{SS}$  = 3 ~ 3.6 V,  $T_A$  = 25°C)

Parameter	Min	Туре	Max	Unit
Input Voltage				
V <sub>IL</sub> - Standard IO Low level input voltage	-0.4	-	0.4	V
V <sub>IH</sub> - Standard IO Low level input voltage	0.7 x VDD_IO	-	VDD_IO+0.4	V
Tr/Tf	-	-	25	nS
Output Voltage				
V <sub>OL</sub> - Low Level Output Voltage, I <sub>OL</sub> =4mA	-	-	0.4	V
V <sub>OH</sub> - High Level Output Voltage, I <sub>OH</sub> =-4mA	0.7 x VDD_IO	-	-	V
Tr/Tf	-	-	5	nS
VA				
Input and Tristate Currents				
Strong pull-up	-150	-40	-10	uA
Strong pull-down	10	40	150	uA
Weak pull-up	-5	-1.0	-0.33	uA
Weak pull-down	0.33	1.0	5.0	uA
C I Input Capacitance	1.0	-	5.0	pF
SL				
5.3.2 Battery Charger	Om			
able 10: Battery Charger	10			

### Table 10: Battery Charger

Parameter	Min	Туре	Max	Unit
Battery Charger	•	•		
Input voltage, VCHG	4.75 / 3.10(a)	5.00	5.75 / 6.50(b)	V
(a) Poducod specification from 2 11/ to 1 751/	Full specification >4.75V			

(a)Reduced specification from 3.1V to 4.75V. Full specification >4.75V.

(a)Reduced specification from 3.1V to 4.75V. Full specification >4.75V. (b) Standard maximum input voltage is 5.75V, a 6.50V maximum depends on firmware version and implementation of over-temperature protection software, for more information contact Feasycom.

Trickle Charge Mode					
V <sub>PRE</sub> threshold (rising)		2.0	2.1	2.2	V
V <sub>PRE</sub> threshold (falling)		1.9	2.0	2.1	V
Trickle charge current:		1		50	mA
VCHG: 4.25 V to 6.5 V					
VBAT: 0 V to 2.2 V					
Fast Charge Mode					
Charge current during constant	Max,	194	200	206	mA

#### FSC-BT1026x Datasheet



headroom >0.55V	-	10	-	mA
Min, headroom >0.55V				
Mid, headroom =0.15V	50	-	100	%
	-	10	-	mA
	4.18	4.20	4.22	V
percentage of I <sub>fast</sub>	7	10	20	%
t	100	-	150	mV
Ł	-	50	-	mV
	Min	Type	Мах	Unit
(internal)	<b>Min</b> 3.10	<b>Type</b> 3.30	<b>Max</b> 3.60	
(internal)	<b>Min</b> 3.10	<b>Type</b> 3.30	<b>Max</b> 3.60	Unit V
(internal)				
l(internal)			3.60	
		3.30		V
	3.10 -	3.30	3.60	V
	3.10 -	3.30	3.60	V
	3.10 -	3.30	3.60	V
	3.10 -	3.30	3.60	V
	3.10 - 0.7 x 3V3_USB	3.30	3.60 0.3 x 3V3_USB -	V V V
	3.10 - 0.7 x 3V3_USB	3.30	3.60 0.3 x 3V3_USB - 0.2	V V V V
	headroom >0.55V Min, headroom >0.55V Mid, headroom =0.15V s percentage of I <sub>fast</sub>	Min, headroom >0.55V Mid, headroom =0.15V 50 - 4.18 s percentage of I <sub>fast</sub> 7 st 100	Min, headroom >0.55V         Mid, headroom =0.15V       50       -         -       10         4.18       4.20         a percentage of I <sub>fast</sub> 7       10         st       100       -         ot       -       50	Min, headroom >0.55V Mid, headroom =0.15V 50 - 100 - 10 - 4.18 4.20 4.22 s percentage of I <sub>fast</sub> 7 10 20 - 150 - 150 

# 5.3.4 LED Driver Pads

#### Table 12:LED Driver Pads

Parameter	Min	Туре	Max	Unit
Current, IPAD - High impedance state	-	-	5	uA
Current, IPAD -Current sink state	-	-	50	mA
LED pad voltage, V <sub>PAD</sub> I <sub>PAD</sub> = 10mA	-	-	0.55	V
V <sub>OL</sub> output logic level low <sup>a</sup>	-	0	-	V
V <sub>OH</sub> output logic level high <sup>a</sup>	-	0.8	-	V
V <sub>IL</sub> input logic level low	-	-	0.4	V
V <sub>IH</sub> input logic level high	1	-	-	V

a LED output port is open-drain and requires a pull-up



# 5.4 Stereo Codec

# 5.4.1 Analogue to Digital Converter

Table 13: Analogue to Digital Converter (single-ended/differential audio input)

Parameter	Ccnditions		Min	Туре	Max	Unit
Resolution	-		-	-	24	Bits
Output Sample Rate,	-		8	-	96	KHz
F sample						
Input level			-		2.4	$V_{pk\text{-}pk}$
Input impedance	0 dB to 24 dB analog gain			20		KΩ
	27 dB to 39 dB analog gain			10		kΩ
SNR	f <sub>in</sub> = 1kHz	Single	-	101	-	dBA
	48KHz	differential	-	100	-	dBA
	A-Weighted					
	THD+N < 0.1%					
	2.4V <sub>pk-pk</sub> input (OdB gain)					
THD+N	f <sub>in</sub> =1kHz	Single	-	-85	-	dB
	48KHz	differential	-	-91	-	dB
	2.4V <sub>pk-pk</sub> input(OdB gain)					
Digital gain	Digital gain resolution = 1/32		-24	-	21.5	dB
Analogue gain	3dB steps		-	-	39	dB
Stereo separation (cro	sstalk)		80	-	-	dB
	90					

# 5.4.1 Digital to Analogue Converter

 Table 14:Digital to Analogue Converter
 (differential audio output)

Parameter	Ccndi	tions	•	Min	Туре	Max	Unit
Resolution	-		/	-	-	24	Bits
Input Sample Rate,	-			8	-	192	KHz
F sample							
Output Power(no LPF)	0 dBFS, 10K Ω load			•		1000	mV
SNR	f <sub>in</sub> = 1kHz	F sample	Load				
	B/W = 20Hz->20KHz	48kHz	10ΚΩ	-	100	-	dBA
	A-Weighted						
	OdBFS input						
THD+N	f <sub>in</sub> = 1kHz	F sample	Load	-			
	B/W = 20Hz->20kHz	48kHz	10ΚΩ		-90.5		dB
	OdBFS input	40KΠ2	10//17	-	-90.5	-	ив
Digital gain	Digital gain resolution = 1	./32		-24	-	21.5	dB
Stereo separation (cr	osstalk)			80	-	-	dB

2)



# 5.5 Auxiliary ADC

#### Table 15: Auxiliary ADC

Parameter		Min	Туре	Max	Unit
Resolution		-	-	10	Bits
Input voltage range (a)		1.746	1.8	1.854	V
Accuracy	INL	-3	-	3	LSB
(Guaranteed monotonic)	DHL	-1	-	2	LSB
Offset		-1	-	1	LSB
Gain error		-1	-	1	%
Input bandwidth		-	100	-	KHz
Conversion time			10		uS
•		-			

(a) LSB size = 1.854V/1023



 Table 16:Microphone bias generator

Parameter	Min	Туре	Max	Unit	
Output voltage (Tunable, step = 0.1 V)	1.5	-	2.1	V	
Output current capability	0.07	-	3.0	mA	
Output noise (B/W = 20 Hz $\rightarrow$ 20 kHz	4.5	5.1	7.3	uVrms	
Unweighted)	On				
Crosstalk Between Microphones	1	80	-	dB	
(Using recommended application circuit)	C				
Load capacitance (From parasitic PCB routing and	_ 0	-	0.1	nF	
package	د				

# 6. MSL & ESD Protection

#### Table 17: MSL and ESD

Parameter	Class	Max Rating	
MSL grade(with JEDEC J-STD-020)		MSL 3	
Human Body Model Contact Discharge per	2	2kV(all pins)	
ANSI/ESDA/JEDEC JS-001			
Charged Device Model Contact Discharge per	III	500V (all pins)	
JEDEC/EIA JESD22-C101			



# 6.1 USB Electrostatic Discharge Immunity

FSC-BT1026x has integrated ESD protection on the USB\_DP and USB\_DN pins as detailed in IEC 61000-4-2.

IEC 61000-4-2 Level	ESD Test Voltage (Positive and Negative)	IEC 61000-4-2 Classification	Comments
1	2kV contact / 2kV air	Class 1	Normal performance within specification limits
2	4kV contact / 4kV air	Class 1	Normal performance within specification limits
3	6kV contact / 8kV air	Class 2 or class 3	Temporary degradation or operator intervention required
4	8kV contact / 15kV air	Class 2 or class 3	Temporary degradation or operator intervention required

#### Table 18:USB Electrostatic Discharge Protection Level



Prior to any reflow, it is important to ensure the modules were packaged to prevent moisture absorption. New packages contain desiccate (to absorb moisture) and a humidity indicator card to display the level maintained during storage and shipment. If directed to bake units on the card, please check the below **Table 19**and follow instructions specified by IPC/JEDEC J-STD-033.

**Note:** The shipping tray cannot be heated above 65°C. If baking is required at the higher temperatures displayed in the below **Table 19**, the modules must be removed from the shipping tray.

Any modules not manufactured before exceeding their floor life should be re-packaged with fresh desiccate and a new humidity indicator card. Floor life for MSL (Moisture Sensitivity Level) 3 devices is 168 hours in ambient environment 30°C/60%RH.

**Table 19**: Recommended baking times and temperatures

	125°C Baking Temp.		90°C/≤ 5%RH Baking Temp.		40°C/ ≤ 5%RH Baking Temp.	
MSL	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit	Saturated@	Floor Life Limit
	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @
		30°C/60%		30°C/60%		30°C/60%
3	9 hours	7 hours	33 hours	23 hours	13 days	9 days

Feasycom surface mount modules are designed to be easily manufactured, including reflow soldering to a PCB. Ultimately it is the responsibility of the customer to choose the appropriate solder paste and to ensure oven temperatures during reflow meet the requirements of the solder paste. Feasycom surface mount modules conform to J-STD-020D1 standards for reflow temperatures.

The soldering profile depends on various parameters necessitating a set up for each application. The data here is given only for guidance on solder reflow.






Figure 13: Typical Lead-free Re-flow

**Pre-heat zone (A)** — This zone raises the temperature at a controlled rate, **typically 0.5** – 2 °C/s. The purpose of this zone is to preheat the PCB board and components to  $120 \sim 150$  °C. This stage is required to distribute the heat uniformly to the PCB board and completely remove solvent to reduce the heat shock to components.

**Equilibrium Zone 1 (B)** — In this stage the flux becomes soft and uniformly encapsulates solder particles and spread over PCB board, preventing them from being re-oxidized. Also with elevation of temperature and liquefaction of flux, each activator and rosin get activated and start eliminating oxide film formed on the surface of each solder particle and PCB board. The temperature is recommended to be 150° to 210° for 60 to 120 second for this zone.

**Equilibrium Zone 2 (C) (optional)** — In order to resolve the upright component issue, it is recommended to keep the temperature in  $210 - 217^{\circ}$  for about 20 to 30 second.

**Reflow Zone (D)** — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature (Tp) is 230  $\sim$  250 °C. The soldering time should be 30 to 90 second when the temperature is above 217 °C.


**Cooling Zone (E)** — The cooling ate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4**  $^{\circ}$ **C**.



# 8. PCB layout

# 8.1 Mechanical Details

- Dimension: 13mm(W) x 26.9mm(L) x 2.2mm(H) Tolerance: ±0.1mm
- Module size: 13mm X 26.9mm Tolerance: ±0.2mm
- Pad size: 1.6mmX0.6mm Tolerance: ±0.2mm
- Pad pitch: 1.0mm Tolerance: ±0.1mm





# 9. HARDWARE INTEGRATION SUGGESTIONS

# 9.1 Soldering Recommendations


FSC-BT1026x is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Feasycom will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.

# 9.2 Layout Guidelines(Internal Antenna)

It is strongly recommended to use good layout practices to ensure proper operation of the module. Placing copper or any metal near antenna deteriorates its operation by having effect on the matching properties. Metal shield around the antenna will prevent the radiation and thus metal case should not be used with the module. Use grounding vias separated max 3 mm apart at the edge of grounding areas to prevent RF penetrating inside the PCB and causing an unintentional resonator. Use GND vias all around the PCB edges.

The mother board should have no bare conductors or vias in this restricted area, because it is not covered by stop mask print. Also no copper (planes, traces or vias) are allowed in this area, because of mismatching the on-board antenna.



Provide solid ground plane(s) as large as possible around area

Figure 15:FSC-BT1026x Restricted Area

Following recommendations helps to avoid EMC problems arising in the design. Note that each design is unique and the following list do not consider all basic design rules such as avoiding capacitive coupling between signal lines. Following list is aimed to avoid EMC problems caused by RF part of the module. Use good consideration to avoid problems arising from digital signals in the design.

Ensure that signal lines have return paths as short as possible. For example if a signal goes to an inner layer through a via, always use ground vias around it. Locate them tightly and symmetrically around the signal vias. Routing of any sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area above and under the line. If this is not possible, make sure that the return path is short by other means (for example using a ground line next to the signal line).



# 9.3 Layout Guidelines(External Antenna)

Placement and PCB layout are critical to optimize the performances of a module without on-board antenna designs. The trace from the antenna port of the module to an external antenna should be  $50\Omega$  and must be as short as possible to avoid any interference into the transceiver of the module. The location of the external antenna and RF-IN port of the module should be kept away from any noise sources and digital traces. A matching network might be needed in between the external antenna and RF-IN port to better match the impedance to minimize the return loss.

As indicated in **Figure16** below, RF critical circuits of the module should be clearly separated from any digital circuits on the system board. All RF circuits in the module are close to the antenna port. The module, then, should be placed in this way that module digital part towards your digital section of the system PCB.




Figure 16: Placement the Module on a System Board

# 9.3.1 Antenna Connection and Grounding Plane Design




Figure 17: Leave 5mm Clearance Space from the Antenna

General design recommendations are:

- The length of the trace or connection line should be kept as short as possible.
- Distance between connection and ground area on the top layer should at least be as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided. Chamfers or fillets

Shenzhen Feasycom Co.,Ltd



are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.




Figure 18: Recommended Trace Connects Antenna and the Module

Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip line to the ground plane on the bottom side of the receiver is very small and has huge tolerances. Therefore, the impedance of this part of the trace cannot be controlled.

SYCOM

Use as many vias as possible to connect the ground planes.

# 10. PRODUCT PACKAGING INFORMATION

# **10.1 DefaultPacking**

- a, Tray vacuum
- b, Tray Dimension: 180mm \* 195mm









\* If require any other packing, must be confirmed with customer

\* Package: 1000PCS Per Carton (Min Carton Package)

#### Figure 20: Packing Box



# **11. APPLICATION SCHEMATIC**

